

PAGE	TITLE	Quantity
01	COVER PAGE	
02	BLOCK DIAGRAM	
03	CPU (PCI-E/DMI)	
04	CPU (THERMAL/CLOCK/PM/CFG)	
05	CPU (DDR4 CHANNEL A)	
06	CPU (DDR4 CHANNEL B)	
07	CPU (DDI/EDP)	
08	CPU (CPU Power)	
09	CPU (VSS)	
10	CPU (Power CAP)	
11	DDR4 DIMM 1	
12	DDR4 DIMM 2	
13	DDR4 DIMM 3 (R)	
14	DDR4 DIMM 4 (R)	
15	PCH (SPI/UART/I2C)	
16	PCH (DMI/PCI-E/USB)DDI GP	
17	PCH (PCI-E/SATA)	
18	PCH (CLOCK/CL)	
19	PCH (USB/ESPI)	
20	PCH (GPIO/CPU/SMBUS/IHDA/JTAG)	
21	PCH (POWER1)	
22	PCH (POWER2)_PCH Strap	
23	PCH Power CAP	
24	SIO ITE8732F CX	
25	Flash&RTC	
26	Thermal&FAN	
27	Audio Codec ALC269	
28	Audio MUTE	
29	Audio IO Combo HP_MIC	
30	Audio IO Rear (R)	
31	LAN RTL8111GA	
32	RJ45&Transformer	
33	Card reader RTS5229	
34	USB Charger APL3524	
35	USB Front Port	
36	USB REAR PORT	
37	USB20 FRONT HEADER (R)	
38	USB30 REAR PORT (R)	
39	USB30 (R)	
40	Power Plane EN Sequence	
41	Dual Power	
42	Switch power	
43	DCIN JACK(BATT Conn)	
44	OZ554A LED Converter (R)	
45	5V/3D3V(RT6575D)	
46	CPU CORE(NCP81203)	
47	CPU CORE OUTPUT (NCP81151)	
48	CPU VCCGTUS (NCP81151)	
49	DCDC 12V (NCP1589A)	
50	CPU VCCSA (RT8237C)	
51	MEM MEMVTT (RT8207P)	
52	PCH 1D0V (RT8237C)	
53	VCC IO (RT8237C)	
54	DCDC 2DSV (APL5930)	


PAGE	TITLE	Quantity
55	LVDs Connector (R)	
56	HDMI IN (R)	
57	HDMI OUT (R)	
58	VGA	
59	DP/HDMI	
60	HDD/ODD	
61	Mini PCIE Card TV Tuner (R)	
62	WLAN and BT--NGFF	
63	SSD-NGFF	
64	PWR BT/Side Key/LED	
65	Stand off&EMI Cap&DUMMY BOM	
66	IO Board (R)	
67	COM PORT	
68	Debug	
69	LPT (R)	
70	G sensor (R)	
71	Thunderbolt (R)	
72	Thunderbolt (R)	
73	Thunderbolt (R)	
74	Thunderbolt (R)	
75	Thunderbolt (R)	
76	GPU (1/5): PEG (R)	
77	GPU (2/5): DIGITALOUT (R)	
78	GPU (3/5): VRAM I/F (R)	
79	GPU (4/5): GPIO/STRAP (R)	
80	GPU (5/5): PWR/GND (R)	
81	VRAM1 (1/2) (R)	
82	VRAM2 (3/4) (R)	
83	VRAM3 (5/6) (R)	
84	VRAM4 (7/8) (R)	
85	PWR GPU CORE (R)	
86	DISCRETE VGA POWER (R)	
87	GPU Switch (R)	
88	GPU Switch (R)	
89	GPU others (R)	
90	NFC (R)	
91	TPM	
92	PS2 (R)	
93	Express Card PCIEx16	
94	Smart Card (R)	
95	Scalar-RTD2486VRD (R)	
96	Scalar Power (R)	
97	Inter LAN WGI219LM	
98	LAN Switch (R)	
99	XDP&ITP	
100	Table of Content	
101	GPIO table	
102	POWER SEQUENCE	
103	Power Block Diagram	
104	SMBUS table	
105	CLOCK MAP	
106	RESET Flow CHART	
107	Change History	

PCB BOARD SIZE
8 Layers
198mmX184mm
Thickness: 1.6mm

BOM Configuration
Unmount:(R_)
XDP:(X_)
OCP:(O_)
Q170 SKU:(Q_)
DP:(DP_)
USB_TYPE C:(TYPEC_)
USB_TYPE A:(TYPEA_)
3L 前掀式 SATA CONN:(SF_)
3L 後掀式 SATA CONN:(SB_)

Ironbox Block Diagram

PCB:16531
Project Code: 3PD08F010001




PEG

93 PEG_TX_CPU_P0..15] <<<
93 PEG_TX_CPU_N0..15] <<<
93 PEG_RX_CPU_P0..15] >>>
93 PEG_RX_CPU_N0..15] >>>

DMI

16 DMI_RX_CPU_P0..3] <<<
16 DMI_RX_CPU_N0..3] <<<
16 DMI_TX_CPU_P0..3] >>>
16 DMI_TX_CPU_N0..3] >>>



<Core Design>

wistron

Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

Title
CPU(PCIE/DMI)

Size
Customer

Date: Thursday, March 02, 2017

Sheet 3 of 107

Rev
-1

CPU XDP

H_TDO
H_TDI
H_TMS
H_TCK

H_TRST_N
H_PREQ_N
H_PRDY_N

SVID

VIDSCK_VR1

VIDSOUT_VR1

VIDALERT#_VR1

CLOCK


CPU_BCLK_PCH	
CPU_BCLK_PCH#	
CPU_PCIBCLK_PCH	
CPU_PCIBCLK_PCH#	
CPU_CLK24M_PCH	
CPU_CLK24M_PCH#	

CONTROL

24,46	CPU_VCCST_PWRGD_R	↔
	PROCHOT_R	↔
51	DOR_VTT_CNTL	↔
	CPU_VCCST_PWRGD	↔
20,65	H_PWRGD	↔
	PLTRST_CPU_N	↔
17	PM_SYNC_CPU	↔
	NO_DOWN_PCH	↔
7,24	PEQI_CPU	↔
	THERMTRIP_N_CPU_R	↔
16	H_SKTOCC_N	↔
	PCH_ITAG_TDO	↔
	PCH_ITAG_TDI	↔
	PCH_ITAG_TMS	↔
	H_TRST_N_R	↔

PCH_JTAG_TDO
PCH_JTAG_TDI
PCH_JTAG_TMS
H_TRST_N_R


2014/8/5
Change CPU P/N to 062.10015.0081



VIDSCK
VIDSOUT
VIDALERT#



Need to add Pull Up on both CPU and VR side.

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R ₅₀₁ [Ω]	R ₅₀₂ [Ω]	R ₅₁ [Ω]	R ₅₂ [Ω]	VCC ₅ [V]
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSOUT							Empty	45	0	0	5.0
VIDALERT#							50	Empty	220	0	



- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation;
 - 0 = Stall;
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# deassertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

2014/8/5
Change CPU P/N to 062.10015.0081



DDR CHANNEL A





SKYLAKE-1

«Core Design»








Greenlow Server Reference Circuit: Unused Power Pins Handling

Greenlow Server Reference board Zumba Beach does not support pGFX and EDRAM, hence some of the power rails such as VCCGT, VCCGT_X, VCC_OPC, 1P8, VCCOCP and VCCOPIO are not required to be powered. Customers are recommended to reserve a 0 OHM 1/10W resistor between each power rail and GND. This provides the flexibility for the case where the validation results indicate the signals are good to be tied to GND or leave as unconnected. The final connection of these unused power rails will be updated in the Greenlow Server Platform Design Guide Rev 1.0 (IBP #541284, currently still at revision 0.75). Revision 1.0 is planned to be released around WW43.

2014/8/5
Change CPU P/N to 062.10015.0081



2014/8/8
DMA VIOCAP and VIOCAPID power cap



ADXL345 **16P-1**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-2**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-3**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-4**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-5**


Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-6**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	VCC
8	GND	24	GND
9	VCC	25	VCC
10	GND	26	GND
11	VCC	27	VCC
12	GND	28	GND
13	VCC	29	VCC
14	GND	30	GND
15	VCC	31	VCC
16	GND	32	GND

ADXL345 **16P-7**

Pin	Signal	Pin	Signal
1	VCC	17	VCC
2	GND	18	GND
3	VCC	19	VCC
4	GND	20	GND
5	VCC	21	VCC
6	GND	22	GND
7	VCC	23	V



S M B u s 0									
Device				8-bit Address (hex)					
D I M M	A 0							A 0	
D I M M	A 1							A 4	
D I M M	B 0							A 2	
D I M M	B 1							A 6	
1	0	1	0	0	0	X	X	0	

Note: 3,7 Bit are default

Reserved

Reserved

Wistron

Wistron Incorporated
21F, Bldg. Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsein

File

DDR4 DIMM_4 (R)

Rev

Document Number

Rev

Changes

RevA00002

1

Date


Thursday, March 09, 2017


Sheet

14

of

107





15	16	17	18	19	20	21	22	23	24	25	26
PCle #9	PCle #10	PCle #11	PCle #12	PCle #13	PCle #14	PCle #15	PCle #16	PCle #17	PCle #18	PCle #19	PCle #20
SATA #0	SATA #1	SATA #2	SATA #3	SATA #4	SATA #5	SATA #6	SATA #7	SATA #8	SATA #9	SATA #10	SATA #11
GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE	GbE
X4	X4	X4	X4	X4	X4	X4	X4	X4	X4	X4	X4
X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2
Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage	Intel® RST for PCIe Storage

SKU	15	16	17	18	19	20	21	22	23	24	25	26	RST for PCIe Ports
H110	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A	0
B150	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	0
Q150	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	0
H170	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	2
Z170	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	3
Q170	PCle/LAN	PCle	N/A	LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	3

Core Design

wistron

Wistron Incorporated
21F, 8B, Sec 1 Jhuin Tai Wu Rd
Hsinchu, Taipei Taiwan

File

Document Number

Project Name

Date

File

Document Number

Project Name





Date


File





Document Number

Project Name


Date








VCCDA may be designed or configured to support two modes: HD Audio or 128. If the circuit is designed and configured for HD Audio VCCDA should be connected to 3.3V or 1.5V. If the circuit is designed and configured for 128 VCCDA should be connected to 1.8V or 3.3V




Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.
Hsinchu, Taipei, Taiwan

File: PCH (POWER)
Rev: -1
Date: Tuesday, March 22, 2017
Page: 21 of 100


PCH STRAP FUNCTIONS



SPI_SI_PCH (SPI0_MOSI)	0: Enable boot halt 1: Disable boot halt The internal PU resistor is enabled when RSMRST# is asserted and is switched to the internal PD when RSMRST# is de-asserted.
SPI_SO_PCH (SPI0_MISO)	0: Disable JTAG ODT 1: Enable JTAG ODT The internal PU resistor is enabled when RSMRST# is asserted
SPI_WP_PCH (SPI0_IO2)	0: Enable consent strap 1: Disable consent strap PCH has internal weak PU
SPI_HOLD_PCH (SPI0_IO3)	0: Enable personality strap 1: Disable personality strap PCH has internal weak PU



SPKR (SPKR / GPP_B14)	0: Disable Top Swap mode. (Default) 1: Enable Top Swap mode. PCH internal pull-down is disabled after PLTRST# deasserts.
LPSS_GSPH_MOSI (GPP_B18/GSPH0_MOSI)	0: Disable No Reboot mode. 1: Enable No Reboot mode This function is useful when running ITR/SDP. The internal pull-down is disabled after PLTRST# deasserts.
PCH_PORT80_LED (GPP_C2/SMBALERT#)	0: Disable TSL confidentiality 1: Enable TSL confidentiality (default) The internal pull-down is disabled after RSMRST# deasserts.
LPSS_GSPI1_MOSI (GPP_B22/GSPI1_MOSI)	BOOT SELECT STRAP 0: SPI select 1: LPC select The internal pull-down is disabled after PLTRST# deasserts.



GPP_C_5 (GPP_C5/SML0ALERT#)	0: LPC is selected for EC. 1: eSPI is selected for EC. The internal pull-down is disabled after RSMRST# deasserts.
PCH_HOT_R_N (GPP_B23/SML1ALERT#/PCHHOT#)	0: Disable Exi boot stall bypass 1: Enable Exi boot stall bypass The internal PD resistor is disabled after RSMRST# de-asserted.
GPP_H_12 (GPP_H12/SML2ALERT#)	ESPI flash sharing mode 0: Master attached flash sharing 1: Slave attached flash sharing PCH has internal weak PD.
VISACH2_D3 (GPP_E12)	DPX test mode 0: XTAL input is single ended. 1: XTAL input is differential. The internal PD resistor is disabled after RSMRST# de-asserts
HDA_SDOUT_PCH (HDA_SDO)	0: Enable security measures defined in the Flash Descriptor. 1: Disable Flash Descriptor Security (override). The internal pull-down is disabled after PLTRST# deasserts.
SUSCLK_PCH (GPP8/SUSCLK)	0: Disable OD PLL VR 1: Enable OD PLL VR

Need check
Though CSS use LPC to connect EC
This pin doesn't pull down

Follow ROSA / D7 triggerfish & Lily / M800 skylake project.




Core Design:

wistron Wistron Incorporated
21F, 8B, Sec.1, Hsin Tai Wu Rd
Hsinchu, Taipei, Taiwan


File: **PCH (POWER2)**

Rev: **C** Document Number: **iroxbox2** Rev: **-1**


Date: **Monday, March 20, 2017** Sheet: **22** of **107**




DESIGN NOTE:
PLACE HOLDER FOR VCCMPHYPLL_1P0 FILTER
CAD NOTE:
PLACE CLOSE TO PCH PIN
PIN A42,A43, AND B43




DESIGN NOTE:
PLACE HOLDER FOR VCCAZPLL_1P0 FILTER
CAD NOTE:
PLACE CLOSE TO PCH PIN
PIN AJ5,AL5, AND AN19




DESIGN NOTE:
PLACE HOLDER FOR VCCF24_1P0 FILTER
CAD NOTE:
PLACE CLOSE TO PCH PIN
PIN K2 AND K3




DESIGN NOTE:
BOARD CAP FOR VCCPRTC_3P3
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN BA22




DESIGN NOTE:
EDGE CAP FOR VCCPGPPEF(PLACE HOLDER)
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN AJ41 AND AL41




DESIGN NOTE:
BOARD CAP FOR VCCMPHY_1P0
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN U21,U23,U25,U26,V26




DESIGN NOTE:
EDGE CAP FOR VCCPUSBDW_3P3
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN W15




DESIGN NOTE:
BOARD CAP FOR VCCPRTCPRIM_3P3
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN BA20




DESIGN NOTE:
BOARD CAP FOR VCCDSW_1P0
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN BA29




DESIGN NOTE:
EDGE CAP FOR VCCPGPPG(PLACE HOLDER)
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN AD41




DESIGN NOTE:
BOARD CAP FOR VCCMPHYPLL_1P0(PLACE HOLDER)
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN A42,A43 AND B43




DESIGN NOTE:
BOARD CAP FOR VCCF24_1P0(PLACE HOLDER)
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN K2,K3




DESIGN NOTE:
BOARD CAP FOR VCCATS
CAD NOTE:
PLACE 3-5MM FROM PACKAGE EDGE
PIN AD13




DESIGN NOTE:
EDGE CAP FOR VCCPGPPBCH(PLACE HOLDER)
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN BC42 AND BD40



DESIGN NOTE:
BOARD CAP FOR VCCPHVC_3P3(PLACE HOLDER)
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN AN15



DESIGN NOTE:
EDGE CAP FOR VCCMPHY_1P0 AND VCCDUSB_1P0
CAD NOTE:
PLACE 1-3MM FROM PACKAGE EDGE
PIN U21,U23,U25,U26,V26,AND AC17



**SPI
ROM**

2014/8/6
add SPI1 62.10076.011

Single Flash Device: 15ohm
Dual Flash Device: 33ohm

SKL Platforms – SPI0_IO3 Signal Implementation Requirement for ES or pre-ES1/ES1 Samples

An Intel internal debug strap is implemented on the SPI0_IO3 signal. However, the strap is not functioning as expected on ES (SKL U/Y platform) and pre-ES1/ES1 (SKL S/H platform) samples and could prevent the system from booting. The issue will be fixed in future samples.

To ensure the platform boots with these early samples, Intel recommends customers to implement a pull-down resistor on the SPI0_IO3 signal aside from the 1 kOhm pull-up resistor which is already a requirement on the signal. There are two options to implement the pull-down resistor:

Option 1: Implement a 1 kOhm pull-down resistor on the signal and de-populate the required 1 kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.

Option 2: Implement a strong pull-down resistor (e.g. 100 Ohm) on the signal and disable it after RSMRST# de-assertion.

Note that the pull down resistor on SPI0_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-ES1/ES1 samples.




```
Battery Socket
ST: 22.70017.051
FLAT: 22.70017.061






Battery (CR2032):
23.22063.001
```

RTC1 PN change to 20.F2316.002
Ruei20161013


[illegible]

		Wistron Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd Heichih, Taipei Hsien	
Thermal & FAN			
Size	Document Number		Rev
Custom	roxbox2		-1
Date	Thursday, March 02, 2017	Sheet	26 of 167





28 FM_R_CODEC_I <<>>
28 FM_L_CODEC_I <<>>
28 LINE1_L_N <<>>
28 LINE1_R_N <<>>



Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Audio IO_Rear_(R)

Rev

C

Document Number

ironbox2

Rev

-1

Date

Thursday, March 02, 2017

Sheet


35

of




107

31,97	LAN_SPEED1000_LAN_N	»
31,64,97	LAN_LINKACTIVITY_LAN_N	»

RJ1 symbol change to 022.10001.01U1



2011/06/26



«Core Design»



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title	RJ45&Transformer		
Size	Document Number		
Custom	kroxybox2		

Date: Thursday, March 02, 2017 Sheet 32 of 107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Card reader (R_)

Rev

C

Document Number

iroxbox2

Rev

-1

Date


Thursday, March 22, 2017







Sheet

35

of

107








<Core Design>









wlstron		Wistron Incorporated	
		21F, 88, Sec.1 Hsin Tai Wu Rd	
		Hsinchu, Taipei Hsein	
File			
USB_Front Port			
Size	Document Number	Rev	
Change	Irax2002	1	
Date	Thursday, March 02, 2017	Sheet	35 of 107

1	USB_TX_PN	
2	USB_TX_PN	
3	USB_TX_PN	
4	USB_TX_PN	
5	USB_TX_PN	
6	USB_TX_PN	
7	USB_TX_PN	
8	USB_TX_PN	
9	USB_TX_PN	
10	USB_TX_PN	
11	USB_TX_PN	
12	USB_TX_PN	
13	USB_TX_PN	
14	USB_TX_PN	
15	USB_TX_PN	
16	USB_TX_PN	
17	USB_TX_PN	
18	USB_TX_PN	
19	USB_TX_PN	
20	USB_TX_PN	
21	USB_TX_PN	
22	USB_TX_PN	
23	USB_TX_PN	
24	USB_TX_PN	
25	USB_TX_PN	
26	USB_TX_PN	
27	USB_TX_PN	
28	USB_TX_PN	
29	USB_TX_PN	
30	USB_TX_PN	
31	USB_TX_PN	
32	USB_TX_PN	
33	USB_TX_PN	
34	USB_TX_PN	
35	USB_TX_PN	
36	USB_TX_PN	
37	USB_TX_PN	
38	USB_TX_PN	
39	USB_TX_PN	
40	USB_TX_PN	
41	USB_TX_PN	
42	USB_TX_PN	
43	USB_TX_PN	
44	USB_TX_PN	
45	USB_TX_PN	
46	USB_TX_PN	
47	USB_TX_PN	
48	USB_TX_PN	
49	USB_TX_PN	
50	USB_TX_PN	
51	USB_TX_PN	
52	USB_TX_PN	
53	USB_TX_PN	
54	USB_TX_PN	
55	USB_TX_PN	
56	USB_TX_PN	
57	USB_TX_PN	
58	USB_TX_PN	
59	USB_TX_PN	
60	USB_TX_PN	
61	USB_TX_PN	
62	USB_TX_PN	
63	USB_TX_PN	
64	USB_TX_PN	
65	USB_TX_PN	
66	USB_TX_PN	
67	USB_TX_PN	
68	USB_TX_PN	
69	USB_TX_PN	
70	USB_TX_PN	
71	USB_TX_PN	
72	USB_TX_PN	
73	USB_TX_PN	
74	USB_TX_PN	
75	USB_TX_PN	
76	USB_TX_PN	
77	USB_TX_PN	
78	USB_TX_PN	
79	USB_TX_PN	
80	USB_TX_PN	
81	USB_TX_PN	
82	USB_TX_PN	
83	USB_TX_PN	
84	USB_TX_PN	
85	USB_TX_PN	
86	USB_TX_PN	
87	USB_TX_PN	
88	USB_TX_PN	
89	USB_TX_PN	
90	USB_TX_PN	
91	USB_TX_PN	
92	USB_TX_PN	
93	USB_TX_PN	
94	USB_TX_PN	
95	USB_TX_PN	
96	USB_TX_PN	
97	USB_TX_PN	
98	USB_TX_PN	
99	USB_TX_PN	
100	USB_TX_PN	



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D+
3	USB 2.0 D-
4	GND
5	DATA_SSR+
6	DATA_SSR-
7	GND
8	DATA_SSR+
9	DATA_SSR-



Reserved

Reserved

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

USB30_REAR_PORT_(R)

Rev

C

Document Number

DP Iroxbbox2

Rev

-1

Date

Thursday, March 09, 2017

Sheet

35

of

107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

USB30 (R)

Rev

C

Document Number

iroxbox2

Rev

-1

Date







Thursday, March 02, 2017

Sheet




25

of

107






2014/11/11 DDR4 Sequence






DCIN1 PN change to 22.10037.C61
Ruei 20160621



Reserved



l_{omax} = 14.2A
OCP > 21.3A

l_{omax} = 13A
OCP > 19.5A








Figure 6. RT6575B Timing




Intel SKYLAKE IMVP8 POWER 35W










PWR_VCCSA



PWR_VDDQ



ENABLE SIGNAL




PWR_1D0V


84.06520.037 AON6520
V_{GS} @ 4.5V,
I_D = 29A,
R_{DS(on)} = 8.5-11mohm,

084.06510.0037 AON651
V_{GS} @ 4.5V,
I_D = 32A,
R_{DS(on)} = 4.7-5.9mohm,

Need EE to check



ENABLE SIGNAL




PWR_VCCIO

84.07410.A37 SIS412DN
Vgs @ 4.5V,
Id = 7A,
Rds(on) = 24-29mohm,

84.07506.037 AON7506
Vgs @ 4.5V,
Id = 30A,
Rds(on) = 13-15.8mohm,

Need EE to check



Date: Thursday, March 09, 2017 Sheet 54 of 107

Reserved

Reserved

		Wistron Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd Hsinchu, Taipei Hsin	
Title: HDMI IN (R)			
Rev	Document Number	Rev	
C	troxbox2	-1	
Date	Friday, March 03, 2017	Sheet	55 of 107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

HDMI OUT (R)

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Thursday, March 09, 2017

Sheet

07

of




107

[illegible]




Timing diagram showing SMB_SCL_IC and SMB_SDA_IC signals. SMB_SCL_IC (R67017) is a square wave with a period of 11,12,20,93. SMB_SDA_IC (R5512) is a square wave with a period of 11,12,20,93. The signals are connected to a 402-PAD-2-GP and a 0R0402-PAD-2-GP.

		POL1_SPICEB(PIN10)	
		0	1
POL2(PIN9)	0	Not use, for Internal Test Purpose	Not use, for Internal Test Purpose
	1	Not use, for Internal Test Purpose	Not use, for Internal Test Purpose

External Flash Mode:
PIN29/30 pull high, connect to SMB_SDA/SMB_SCL(PCH)
PIN9 pull high
PIN10 pull high, connect to SPI FLASH
PIN11/12/13 connect to SPI FLASH



EL6001,EL6002 change to 68.24500.201 Ruei 20160614

[illegible]

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Mini PCIe Card TV Tuner_(R)

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Friday, March 03, 2017

Sheet

61








of


107

USB



PCIEX1

OTHERS


24,62	PLT_WLAN_RST#	
18	PEG_CLKREQ1_WLAN#	
17	WLAN_RST_PCH	
17	WLAN_DAT_PCH	
17	WLAN_CLK_PCH	
20	SMB_CLK_RESUME	
20	SMB_DATA_RESUME	



M.2 SSD stand off PAD M.2 WLAN stand off



2014/12/25-SB Vita
add F7 (78.10422.5FL) for C6110,C6112,C6113 -- MLCC unify



«Core Design»

wistron® Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien




Title	WLAN and BT-NGFF
-------	------------------

Size	Document Number	Rev
Custom	Iroxbbox2	-1
Date:	Wednesday, March 08, 2017	Sheet 62 of 107

NGFF(M Key)

NGFFM2 PN change to 062.10003.0731
Ruei 201611230


17.84 POH_SATA_LED_N



Core Design		Wistron Incorporated	
SSD-NGFF		21F, 8F, 8C, 11H, Tai Wu Rd	
Date		Hsinchu, Taipei Hsin	
Rev	1	Document Number	IR09002
Rev	1	Date	Wednesday, March 08, 2017
Rev	1	Sheet	63 of 107






MB Screw hole




H4,H5 chagne to ZZ.SCREW.551
20160616 Ruei

SATA Small board stand-off



HDD cage stand-off



SATA Small board stand-off PAD
20160616 Ruei




EMI CAP



DUMMY BOM

Material part

SKYLAKE SOCKET




Battery Symbol

BAT3
BATTERY CR2032
(23.20068.001)

Vendor
P/N:
23.20068.001
23.20023.311
23.22063.001

BAT2
BATTERY BR2032 30MM
(R.23.2420.012)
Wire Length: 60mm
耐高溫>85C
Vendor
P/N:
23.21208.061
23.24220.612

PCB Symbol




HeatSink Symbol

Vendor
P/N:
60.3MN01.011(second source)
60.3MN01.001

LABEL

LBL1
LABEL
(40.38224.011) MB serial NO and MAC address
40.38224.011 -> 30 x 15mm
40.38224.011 -> 35 x 15mm
40.38224.011 -> 70 x 8mm
40.38224.011 -> 30 x 10mm
40.38224.011 -> 30 x 15mm
CARD
45.ACA01.0C1 -> 32 x 7mm
MIC CARD
345.02801.0001 -> 12 x 6mm

HeatSink+FAN Symbol




Vendor
P/N:

Wistron Incorporated
21F, 8B, Sec.1, Hsin Tai Wu Rd
Hsinchu, Taipei, Taiwan
File
Stand off&EMI Cap&DUMMY BOM
Rev
C
Document Number
Iboxbox2
Date
Friday, March 08, 2017
Page
65
of
107

Reserved

-Core Design-



Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

Title

IO Board (R)

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Friday, March 03, 2017

Sheet

65

of

107


SPI

24 SP1_RTS_N
24 SP1_DTR_N
24 SP1_DSR_N
24 SP1_RXD
24 SP1_DCD_N
24 SP1_TXD
24 SP1_CTS_N
24 SP1_RI_N
15 COM_DET#
15 RI_PCH



SERIAL PORT

20160802 Ruei
Delete U9609



<Core Design>




Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title		
COM PORT		
Size	Document Number	Rev
Customer	Iroxbox2	-1
Date:	Friday, March 03, 2017	Sheet 67 of 107

80 port

Layout close to SIO



<Core Design>

wistron

Wistron Incorporated

21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title

Debug

Size

Custom

Document Number

troxbox2

Rev

-1

Date:

Wednesday, March 08, 2017

Sheet

68

of

107

Reserved

<Core Design>			
		Wistron Incorporated 21F, 88, Sec.1,Hsin Tai Wu Rd Hsichih, Taipei Hsien	
File			
LPT_(R)			
Size	Document Number		Rev
Cust	iproxbox2		-1
Date:	Wednesday, March 08, 2017	Sheet	69 of 107

Reserved

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Thunderbolt_R

Rev

C

Document Number

ironbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

71

of

107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Thunderbolt_R

Rev

C

Document Number

ironbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

72

of

107

Reserved

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1 Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Thunderbolt_R

Rev

C

Document Number

ironbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

14

of

107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Thunderbolt_R

Rev

C

Document Number

ironbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

75

of

107

Reserved

Reserved

<Core Design>		wistron		Wistron Incorporated	
				21F, 88, Sec.1 Hsin Tai Wu Rd	
				Hsinchu, Taipei Hsinchu	
File					
GPU(25)DIGITALOUT_R					
Doc					
Doc Number					
Doc					
Doc					
Date					
Wednesday, March 08, 2017					
Sheet 77 of 107					

Reserved

Reserved

Reserved

Reserved

Reserved

Reserved

Reserved

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

GPU Switch

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

87

of

107

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

GPU Switch

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

85

of


107

Reserved

-Core Design-		Wistron Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd Hsinchu, Taipei Hsin	
			
File GPU Others			
Rev	Document Number	Rev	
C	ironbox2	-1	
Date	Wednesday, March 08, 2017	Sheet	89 of 107


Reserved

-Core Design-




Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

Title	
NFC	
Rev	Rev
C	-1
Date: Wednesday, March 08, 2017	
Sheet 85 of 107	



TPM onboard chip for Q170
change TPM1 symbol to 071.00650.M001(TPM2.0)
Ruei20160721



<Core Design>



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd.
Hsichih, Taipei Hsien

Title				
TPM				
Size	Document Number			Rev
Custom	Iroxbbox2			-1
Date:	Wednesday, March 08, 2017	Sheet	91 of 107	

Reserved

Wistron Incorporated

21F, 88, Sec. 1, Hsin Tai Wu Rd

Hsinchu, Taipei Hsin

Wistron

File

PS2_(R)

Rev

C

Document Number

ironbox2

Rev

-1

Date


Wednesday, March 08, 2017

Sheet

02

of

107



Reserved

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

wistron

Smart Card (R)

Rev
C

Document Number
Iroxbox2

Rev
-1

Date
Tuesday, March 08, 2017

Sheet
54

of
107

Reserved

Reserved

Clear Design

Wistron Incorporated
237, 8th, 2nd, 3rd, 4th, 5th, 6th
Fuzhou, China

237, 8th, 2nd, 3rd, 4th, 5th, 6th
Fuzhou, China

Title		Scale	
Scale Power (R)		1:1	
Author		Date	
Jianhua		2017	
Project		Sheet	
Project		Sheet	

Reserved

XDP for CPU


```

4      H_PREQ_N
4      H_PRDY_N

```

4,20	H_TDO	»
4,20	H_TDI	»
4,20	H_TMS	»


20,40,65 PCH_SYSPWROK >>>



PLACE ALL RA WITHIN 1.1INCH FROM CPU XDP
11/6 Javon

H_TDO	>>PCH_ITAG_TDO	4,20
H_TDI	>>PCH_ITAG_TDI	4,20
H_TMS	>>PCH_ITAG_TMS	4,20

Mount for Merged XDP 11/3



◀Core Design▶



Wistron Incorporated
21F, 88, Sec.1, Hsin Tai Wu Rd
Hsichih, Taipei Hsien

Title	XDP&ITP
-------	---------

Size	Document Number
Custom	Iroxbbox2

Date: Wednesday, March 08, 2017 Sheet 99 of 107

Reserved

-Core Design-	
 Wistron Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd Hsinchu, Taipei Hsin	
File Table of Content	
Rev C	Document Number Iroxbox2
Date Wednesday, March 08, 2017	Sheet 100 of 100

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

GPIO table

Rev

C

Document Number

iroxbox2

Rev

-1

Date

Wednesday, March 08, 2017

Sheet

101

of

107

DMI Message

PLTRST#

H_PWRGD

PWRGD_3V

PCH_SYSPWROK

1V_CPU_CORR

1V_Sx

1D35V_VDDQ_S3

12V_S0/5V_S0/3D3V_S0

PS_ON_N

SLP_S3_N

SLP_S4_N

SW_ON_N

SUSACK_N

SUS_WARNB

RSMRST_SIO_N

SB5V/SB3V

SLP_USB

PWRBTN_N


PCH_SIO_DPWROK


5V_DS4/3D3V_DS4

RTCCLK

RTCRST#


VccRTC






<Core Design>

wistron		Wistron Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd Hsinchu, Taipei Hsin	
File			
SMBUS Block Diagram			
Doc C	Document Number iroxbox2		Rev -1
Date	Wednesday, March 08, 2017	Sheet	104 of 107





Core Design

Reserved

Wistron

Wistron Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd
Hsinchu, Taipei Hsin

File

Change History

Rev

Document Number

Rev

C

iroxbox2

-1

Date

Wednesday, March 08, 2017

Sheet

107

of

107